DOIONLINE 
DOIONLINE Publish In |
International Journal of Industrial Electronics and Electrical Engineering (IJIEEE)-IJIEEE |
 Journal Home Volume Issue |
||||||||
Issue |
Volume-2,Issue-5 ( May, 2014 ) | |||||||||
Paper Title |
Design & Implementation Of Fixed Width Modified Booth Multiplier | |||||||||
Author Name |
Saroj P. Sahu, Rashmi Keote | |||||||||
Affilition |
M.tech IVth Sem( Electronics Engg.), Assistant Professor,Yeshwantrao Chavan College of Engineering, Nagpur | |||||||||
Pages |
28-32 | |||||||||
Abstract |
Multiplication is the main operation in many signal processing algorithms. High accuracy and low power dissipation are the most important objectives in many multimedia and lossy applications such as filtering, convolution, Euclidean distance, fast Fourier transform (FFT).The fixed width multipliers are used to maintain a fixed format and allow a little accuracy loss of output data. In this paper for the reduction of truncation errors modifies the partial product matrix and derive an error compensation function. A simple compensation circuit mainly composed of the simplified sorting network is also proposed. The proposed error compensation circuits offer reduction in mean square error over the previous circuits. | |||||||||
| View Paper | ||||||||||
