DOIONLINE 
DOIONLINE Publish In |
International Journal of Industrial Electronics and Electrical Engineering (IJIEEE)-IJIEEE |
 Journal Home Volume Issue |
||||||||
Issue |
Volume-2,Issue-11 ( Nov, 2014 ) | |||||||||
Paper Title |
Design And Implementation Of Thwarting Scan Based Attacks For Detection Of Hackings By Using Test Pattern Generation | |||||||||
Author Name |
M.Lakshmi Narayana, P.Lokeshwara | |||||||||
Affilition |
Student, Dept of Vlsi System Design (Vlsisd), Sreenivasa Institute of Technology & Management Studies A.P, India Associate Professor, Dept of Vlsi System Design (Vlsisd), Sreenivasa Institute of Technology & Management Studies A.P, India | |||||||||
Pages |
105-109 | |||||||||
Abstract |
Hardware development of cryptographic algorithms is subject to various attacks. It has been previously demonstrated that scan chains introduce for hardware testability open a back door to potential attacks. Scan based testing is one of the mainly used and powerful test technique since it provides full observability and controllability of the internal nodes of the IC. It has been previously demonstrated that scan chains introduced for hardware testability open a back door to possible attacks. Here, we propose a scan-protection scheme that provides testing facilities both at production time and over the course of the circuit’s life. Here the underlying principles to scan-in both input vectors and expected responses and to compare expected and actual responses inside the circuit. Compared to regular scan tests, this technique has no impact on the quality of the test or the model-based fault diagnosis. It entails negligible area overhead and avoids the use of an authentication test mechanism. | |||||||||
| View Paper | ||||||||||
