DOIONLINE 
DOIONLINE Publish In |
International Journal of Industrial Electronics and Electrical Engineering (IJIEEE)-IJIEEE |
 Journal Home Volume Issue |
||||||||
Issue |
Volume-2,Issue-9 ( Sep, 2014 ) | |||||||||
Paper Title |
Radar Exciter Signal Generation By Using Direct Digital Synthesizer | |||||||||
Author Name |
Y.Yamini, M.Durga Rao, P.Mahesh, N.Pushpalatha | |||||||||
Affilition |
M.Tech Student (DECS), AITS Scientist/Engineer-SE, NARL Dept of Space. Assistant professor, AITS., Department of ECE. | |||||||||
Pages |
35-37 | |||||||||
Abstract |
Designing of high bandwidth frequency synthesizers employ the use of a phase-locked-loop for producing RF signal of 30MHZ for the operation of HF Radar. Most of the communication systems operate in the frequency range of MHz, Hence there is a necessity of a PLL which must operate in the MHz range with less lock time. PLL is a mixed signal circuit as the architecture of PLL, involves both the digital signal and analog signal processing units. | |||||||||
| View Paper | ||||||||||
