Publish In
International Journal of Electrical, Electronics and Data Communication (IJEEDC)-IJEEDC
Journal Home
Volume Issue
Volume-2,Issue-7  ( Jul, 2014 )
Paper Title
N-Detect Test Pattern Generation And Relaxation Using ZDD
Author Name
B.Dinesh Kumar Reddy, P.Sai Krishna, M.Prabhu, K. Siva Prasad Reddy, Navya Mohan, G. Vamsi Krishna
Department of Electronics and Communication Engineering, Amrita University, Amrita Vishwa Vidyapeetham, Coimbatore, India.
Manufacturing test is a major challenge for very-deep submicron (VDSM) integrated circuits. Mandated product- quality levels must be ensured by screening all defective devices before they are shipped. However, defect screening remains a formidable problem, especially for VDSM process technologies, since it is impossible to explicitly target every possible defect. This paper mainly deals with a method to generate N-detect test sets that provide high defect coverage making judicious use of new pattern quality metrics which is basically depended on the concept of ZDD. Simulation results for benchmark circuits show that, this method provides higher fault coverage and coverage ramp-up compared to other methods using BDD as ZDD provides an efficient way of solving problems expressed in terms of set theory and cube vectors.
  View Paper