DOIONLINE 
DOIONLINE Publish In |
International Journal of Electrical, Electronics and Data Communication (IJEEDC)-IJEEDC |
 Journal Home Volume Issue |
||||||||
Issue |
Volume-3, Issue-7 ( Jul, 2015 ) | |||||||||
Paper Title |
Implementation Of Reconfigurable Processing Elements For Image Processing Application | |||||||||
Author Name |
Manisha p. Khorgade | |||||||||
Affilition |
Lecturer, Electronics and telecommunication Dept RGCER,Nagpur, India | |||||||||
Pages |
50-52 | |||||||||
Abstract |
Reconfigurable embedded processors are a special class of processors comprising an extended instruction set that is implemented using a reconfigurable fabric. The instruction -set extension is typically appl ication speci fic, but i t is not required to finalize i t when designing the processor. The reconfigurable fabric consist of processing elements (PE) allows that the accelerators that are used to implement the instruction -set may be reconfigured during design time wi thout affecting the functionali ty of the working processor. This paper presents the technique to reconfigure using PE for digi tal image processing (DIP) application. We have tried to implement i t for image segmentation . Keywords-Reconfigurable Processor (RP), Reconfigurable Processing element (PE), Image segmentation, FPGA. | |||||||||
| View Paper | ||||||||||
