DOIONLINE 
DOIONLINE Publish In |
International Journal of Electrical, Electronics and Data Communication (IJEEDC)-IJEEDC |
 Journal Home Volume Issue |
||||||||
Issue |
Volume-11,Issue-6 ( Jun, 2023 ) | |||||||||
Paper Title |
Comparative Analysis of 6T, 7T, 8T & 9T SRAM in Terms of Low Power Consumption and Delay | |||||||||
Author Name |
Chanchal Malik, Chetan Bhardwaj, Deepti Kashiv, Pallavie Tyagi | |||||||||
Affilition |
||||||||||
Pages |
68-72 | |||||||||
Abstract |
In modern world, data storage is becoming more and more significant. Memory is a must for all electronic and digital gadgets in order to save energy. The idea of "more data in less space" is helpful for boosting system efficiency and performance. Typically, semiconductor memory is referred to as "SRAM." The term "Static Random Access Memory" can be shortened. Technology is getting smaller and operating at a quicker pace, which increases complexity and increases power consumption. The design, analysis, simulation, and comparison of four SRAM cells: 6T, 7T, 8T, and 9T are discussed in this paper. With the aid of 45nm GPDK technology, the analysis was conducted for low power consumption and delay. The Cadence Virtuoso tool is used to create schematics, modify layouts, do design rule checking DRC, assess how well layouts match schematics LVS, and perform RCX. Keywords - SRAM CELLS, DRC, LVS, RCX, Delay and Low Power Consumption | |||||||||
| View Paper | ||||||||||
