DOIONLINE

DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-1865

Publish In
International Journal of Electrical, Electronics and Data Communication (IJEEDC)-IJEEDC
Journal Home
Volume Issue
Issue
Special Issue-1  ( Apr, 2015 )
Paper Title
Novel High Speed Vedic Multiplier Using Compressors And Pipelining
Author Name
Amruta Ingle, Shruti Oza
Affilition
1,2Dept. of Electronics, Dept. of E&TC BVDUCOEP, Pune, Maharashtra, India
Pages
110-113
Abstract
The multiplier and accumulator unit (MAC) is one of the integral units of ALU. With technological advancement in VLSI and communication fields, the demand for high speed processing and low area design grows. The high speed multiplier architecture is therefore necessary. Vedic mathematics is an ancient Indian mathematics technique discovered in early twentieth century. In this paper, a novel high speed 4-bit Vedic multiplier is proposed which can be extentened upto 32bit. The design uses most efficient Urdhwa Tiryagbhyam method of Vedic multiplication. The novel high speed 4:2 compressor based method of multiplication is used. Further improvement in speed can be done using pipelined architecture. Thus the hybrid approach of combing the compressor based Vedic multiplication with Pipelined architecture is proposed in this paper. Keywords- 4:2 compressor, Pipelined architecture, Urdhwa Tiryagbhyam sutra, Vedic multiplier.
  View Paper