DOIONLINE 
DOIONLINE Publish In |
International Journal of Electrical, Electronics and Data Communication (IJEEDC)-IJEEDC |
 Journal Home Volume Issue |
||||||||
Issue |
Volume-7,Issue-5 ( May, 2019 ) | |||||||||
Paper Title |
Comprehensive Survey of FPGA Architectures: Past, Present and Future | |||||||||
Author Name |
Thilina Prasanga Doremure Gamage, Hewa Wts Nanayakkara, Rakshit Baskar, Firas Al-Ali | |||||||||
Affilition |
Manukau Institute of Technology, New Zealand | |||||||||
Pages |
87-94 | |||||||||
Abstract |
Rapid developments in Field Programmable Gate Array (FPGA) technologies have led to introducing various types of complex chips over the past years from various vendors with different programming technologies; such as Static RAM (SRAM), Anti-fuse and Flash. Hence, today's cutting-edge FPGAs are highly complex in design while being manufacture don extremely narrow geometries using advanced transistor processing technologies. As a result, this increased complexity of currently-available FPGAs calls for anup-to-date survey. This is the aim of this paper where the authors present a brief overview of these available FPGA architectures. This is achieved by following a systematic flow starting from standard FPGAs to today’s cutting-edge hybrid FPGA architectures. Also, this paper includes a brief introduction to the fundamental elements of reconfigurable logic. Underlying FPGA switch programming technologies and routing architectures are also covered. This is followed by a discussion of future FPGA trends. This paper concludes how FPGAs can dominate 5G wireless, adaptive and smart data centers and Artificial Intelligence(AI) inference by outperforming conventional techniques. Keywords - ADAS, BRAM, CLB, CPU-FPGA, DNN, DSP, Flip-Flop, FPGA, LUT, Routing Architecture, SoC FPGA, SRAM | |||||||||
| View Paper | ||||||||||
