DOIONLINE 
DOIONLINE Publish In |
International Journal of Electrical, Electronics and Data Communication (IJEEDC)-IJEEDC |
 Journal Home Volume Issue |
||||||||
Issue |
Volume-5,Issue-11 ( Nov, 2017 ) | |||||||||
Paper Title |
Design and Implementation of High Speed and Energy Efficient Digital Circuit using Adaptive Logic | |||||||||
Author Name |
S.S.L.Ch.Mounika, K. Babulu | |||||||||
Affilition |
Department of Electronics and Communication Engineering, JNTUK, Andhra Pradesh | |||||||||
Pages |
25-28 | |||||||||
Abstract |
Timing-error-detection (TED)-based systems have been shown to reduce power consumption or increase yield due to reduced margins. Reducing voltage in the circuit results in slow operation that incurs more delay. Canary circuits have been designed for error detection and error correction approach. Canary circuit results in large delay. Adaptive logic has been designed with dual latch phase in each stage. A combination of XNOR gate and flip-flop around each stage is added for the verification of correct operation. The entire architecture was modeled using Verilog code with the help of XILINX ISE tool . Index Terms - Timing margin, TED (Timing Error Detection), TEP (Timing Error Prevention), canary circuit. | |||||||||
| View Paper | ||||||||||
